Abstraction of Programming Models Across Multi-Core and GPGPU Architectures

Thomas H. BEACH a, Ian J. GRIMSTEAD a,1, David W. WALKER a and Nick J. AVIS a

a Cardiff School of Computer Science, Cardiff University, Wales, UK

Abstract. Work in the field of application acceleration devices is showing great promise, but still remains a tool largely for computer scientists with domain knowledge, given the complexity of porting existing algorithms to new architectures or environments. Such porting is hindered by the lack of abstraction available.

We present our latest work in the development of a novel solution to this abstraction problem; an intelligent semi-automatic porting system. This allows a higher level of abstraction where the user does not have to intervene or annotate their source code, while maintaining reasonable levels of performance. We present comparisons between manual and automatic code ports on two different platforms (NVIDIA CUDA and ClearSpeed C^n), showing the versatility of this approach.

Keywords. Application Acceleration, ClearSpeed, GPGPU, Performance Comparison, Semi-Automatic Porting

Introduction

Application speed-up is moving away from reliance on the increasing clock speed on serial processors (which is beginning to level off and be replaced with multiple cores [1]), and instead alternative approaches are required. Alternative hardware is becoming more popular, ranging from Field Programmable Gate Arrays (FPGA [8]) to Application Specific Integrated Circuits (ASICs) such as General-Purpose Graphics Processing Units (GPGPUs [12]), ClearSpeed accelerators[6] and the CELL Broadband engine[14].

In this paper we first summarise the current work in using these “application accelerator” devices and the related problems that prevent their wider acceptance in High Performance Computing (HPC). We then present our work in the development of a feasible solution to these problems, an intelligent semi-automatic application porting system. We describe the prototype that has been constructed, the latest results and discuss remaining future work to facilitate the acceptance of application acceleration devices into mainstream HPC.
1. Background

In recent years various high level tools have been developed to aid programming of application accelerators. To reduce the overhead of the unusual programming model, NVIDIA and AMD/ATI have both released their own high level programming languages for their GPGPUs. However, each of these languages is only compatible with specific series of hardware. There have been several tools developed to aid FPGA development, including Mitrionics who have developed the Mitrion-C language for FPGAs and Nallatech who have developed their DimeC language. To compound this, further application accelerators have been revealed: Intel have announced their Larrabee architecture [15] (a GPGPU consisting of many x86 cores in parallel), and Convey have announced their x86 application coprocessor [7].

Although high level tools have been successful with many applications being accelerated; such as Blast on the FPGA using Mitrion-C[10] and MolPro for Clearspeed[5], there is still a need for compatibility between the various classes of application accelerators and standardisation between languages for a class of device, i.e. FPGA and GPGPU. Brook from Stanford[3] and Rapidmind[13] are two other high level tools that have been developed, these tools enable cross compatibility between the two GPU manufacturers and supports a much wider variety of GPUs. The OpenCL [9] initiative has also been announced to produce a cross-platform programming environment, but still requires detailed knowledge of the abstracted architecture. Overall, the user has to supply explicit annotation within their existing code or to port their code directly to a new language; there is still much work to be done in this field.

2. Research Problem and Aims

We believe the main factor limiting the adoption of these application acceleration devices is the lack of a suitably abstracted programming interface for users of these devices [2]. To successfully port an application to an accelerator expertise is needed not only in the applications domain but the computer science domain also. This limitation is a backwards step from the service orientated view HPC currently takes and will become infeasible in the future.

Our research is working on the development of a solution to this limitation; an intelligent semi-automatic application porting system, we focus particularly on the creation of a programming abstraction layer across a range of acceleration devices and enabling the intelligent selection of an appropriate device based on algorithm characteristics—not the automatic parallelization of sequential code. Our system aims to increase the level of abstraction while maintaining performance and be able to perform the following tasks:

- Locating acceleration devices.
- Selecting an appropriate device.
- Porting the application to the device.
- Allowing additional hand tuning of the code.
3. System Overview

The system is designed to cope with the application accelerators being distributed and not all resident in the host machine, such as more powerful accelerators such as Tesla GPUs[11], ClearSpeed CATS accelerators and FPGAs boards are unlikely to present in commodity workstations; even with data transfer overheads applications will still benefit by utilising these more powerful acceleration devices. Web services were selected to support this distributed environment, as web services are relatively mature and a well-understood and supported tool-set.

The overall compilation flow involved in creating an automatic port to an application accelerator from standard sequential C code is presented in [2]; in summary:

- Parse program code to locate candidate kernels
- Extract kernel features
- Use kernel descriptions to determine the appropriate device for acceleration
- Locate appropriate device (supported by UDDI server)
- Port the code to the accelerator device
- Monitor performance of application

In addition to this standard compilation flow the following features are also supported:

- Full profiling of an application across all application acceleration devices
- Bootstrapping a new application accelerator using stored applications

These tasks are divided between several separate components: UDDI server (for device location), client on user’s workstation, program classifier and back-ends to support each type of application accelerator. These components are now described in more detail in the following sections.

3.1. System Client

The client is the front-end of the system, coded in C++. The client is responsible for the analysis and preparation of the program for execution on a acceleration device. Program code passed to the client will go through the following stages of analysis:

1. Syntax Check - A simple syntax check that confirms that the input code is correct.
2. Kernel Formation - Constructs a control flow graph of the input code allowing the location of natural loops within the code[16]. Each natural loop is then marked as a candidate kernel and is separated from the program code, with a placeholder being put in its place. Kernel acceleration feasibility is not yet analysed, as the target acceleration device and its restrictions are not known at this stage.
3. Kernel Analysis - Conducts a code analysis on the kernel code to determine various features of the kernel (such as data flow graph, characteristics of the loops formed, data items to be loaded and/or copied back to/from the device, and various metrics for the program classifier).
4. Initial Kernel Filtering - Performs some initial kernel filtering removing loops that are not suitable for execution, such as infinite loops.
5. Output Phase - The client then outputs a modified version of the input program, with the kernel code separated from the host code. The results of the kernel analysis are output as a kernel description file.
3.2. Program Classifier

The program classifier is a machine learning system, built using the WEKA machine learning workbench [17]. The classifier retains a list of known kernels each with associated metrics to provide a representation of the kernel:

- Required data precision.
- Mathematical intensity of calculations.
- Number of iterations and branches present.
- Amount of data copied to/from the device.

These metrics are generated during kernel analysis by the client, and passed to the program classifier for association with performance data supplied from the back-ends when the kernel is executed.

The program classifier performs decision making based on these data at the kernel level and then the program level. Firstly, if a kernel has sub-kernels (kernels that occur within the code of the kernel) at which level kernel should acceleration take place; secondly, which is the best device to accelerate the kernel in question. These decisions are made using a decision tree algorithm, where the kernel description is analysed to determine which device, based on previous experience, a kernel with those characteristics will perform best on. It is entirely possible at this point for the system to decide the best device to execute the kernel on is the CPU.

The classifier then examines at the overall program level; the optimum device for each kernel is now known, so the significance of each kernel within the program is used to decide which single device will give the best overall performance. If the classifier is unable to make a decision (due to a lack of training data), then the porting system executes the application on all available devices to produce the required data.

Note that the integration of new devices into the system is handled by the classifier. A set of test programs, of which performance data are known, are passed to the new device to enable performance data to be gathered. This will bootstrap the new device into the system and allows its selection as a viable candidate for accelerating programs.

3.3. Back-Ends

Currently three back-ends have been developed, each targeting: single core CPU, NVIDIA CUDA and ClearSpeed Cn. The CPU back-end acts as a control to allow comparison between execution on an acceleration device and on a standard sequential processor. This back-end is fully integrating into the porting system to allow this comparison to be made ignoring communication overheads introduced by the porting system itself.

The NVIDIA CUDA back-end and ClearSpeed Cn back-ends have a common structure, where compilation entails the following steps:

1. Kernel Validation - Validates that each kernel is able to execute on the target device and merges kernels that can not be accelerated back into the host code. This including checking for data dependencies within kernels that will prevent acceleration in their current form.
2. Kernel Code Generation - Generates a CUDA/Cn device function based on the original code for the kernel.
3. Host Code Generation - Generates host code, based on the data from the kernel description, this host code will allocate memory storage on the device and copy data from/to the acceleration device.

4. Creation of Build Scripts - Creation of a build script to handle the CUDA/C\textsuperscript{n} and C/C++ compilation and the linking of system libraries.

These steps enable the system to abstract the actual compilation of the code, hiding any complexities such as the need to run sections of the device code through multiple compilers. The back-ends also control the execution of the application and provide performance monitoring (through the addition of optional instrumentation code) where kernel execution time can be monitored and stored by the program classifier.

3.4. Other Platforms

The back-end can be ported to support any architecture, as long as it is possible to translate C code into an appropriate language supported by the new architecture. One example is the potential to produce an OpenMP back-end to support multi-core CPUs, or direct hardware support for a Larabee based accelerator.

4. Results

This section discusses the results obtained by using our prototype system with two applications when executed on the GPGPU, CPU and ClearSpeed. A General Matrix Multiplication (GEMM) and an N-Body simulation were chosen as they fall into a separate dwarf category, based on the seven dwarfs taxonomy of applications\cite{1}. The GEMM is a dense linear algebra problem while the N-Body simulation falls into the N-Body methods category. Both examples were initially developed in C and then passed to the porting system. Once the porting was complete, five test datasets were created to test the performance of the ported code.

To determine how successful the porting system has been in generating efficient code, the generated code was compared against the original C implementation and a manually ported implementation of the examples. Wall clock time was measured, to reveal the overall impact of acceleration with full system overheads taken into account rather than just the accelerated portion of the algorithm.

The CPU tests were carried out on an Intel Xeon E5472 3.0GHz (1600GHz FSB) with 16GB RAM (identical CPUs used with the application accelerators). The GPU Tesla C1060 featuring 240 cores and 4GB of memory, rated at 933 single-precision GFLOPs and 78 double-precision GFLOPS. The ClearSpeed device used was a ClearSpeed e710 card, featuring 2GB of RAM and two CSX700 accelerator processors (each with 96 cores), rated at 96 single-precision GFLOPS, 96 double-precision GFLOPS.

4.1. General Matrix Multiplication

This application utilised the standard GEMM formula $C \leftarrow \alpha AB + \beta C$, where the new matrix $C$ is computed based on the product of two matrices $A$ and $B$ and the old matrix $C$. The dataset size $n$ signifies the size of matrices $A$, $B$ and $C$ is $n \times n$. The results from these tests are presented in Table 1, showing performance figures from NVIDIA CUDA and ClearSpeed C\textsuperscript{n}, where “SP” represents Single Precision (i.e. SGEMM), and “DP” represents Double Precision (i.e. DGEMM).
Table 1. Results of GEMM port to NVIDIA CUDA and ClearSpeed C\textsuperscript{n}

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SP</td>
<td>DP</td>
<td>SP</td>
<td>DP</td>
<td>SP</td>
</tr>
<tr>
<td>200</td>
<td>0.16</td>
<td>0.16</td>
<td>1.43</td>
<td>1.47</td>
<td>1.54</td>
</tr>
<tr>
<td>1200</td>
<td>12.91</td>
<td>13.56</td>
<td>6.54</td>
<td>6.98</td>
<td>6.57</td>
</tr>
<tr>
<td>1600</td>
<td>28.85</td>
<td>29.85</td>
<td>12.48</td>
<td>13.60</td>
<td>12.52</td>
</tr>
<tr>
<td>2000</td>
<td>53.99</td>
<td>55.78</td>
<td>18.31</td>
<td>21.89</td>
<td>20.99</td>
</tr>
<tr>
<td>2800</td>
<td>139.94</td>
<td>146.30</td>
<td>45.05</td>
<td>54.26</td>
<td>45.83</td>
</tr>
</tbody>
</table>

Table 2. Results of N-Body Simulation Port to NVIDIA CUDA and ClearSpeed C\textsuperscript{n}

<table>
<thead>
<tr>
<th>No. Bodies</th>
<th>CPU</th>
<th>Manual GPU Port</th>
<th>Automatic GPU Port</th>
<th>Manual ClearSpeed Port</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SP</td>
<td>DP</td>
<td>SP</td>
<td>DP</td>
</tr>
<tr>
<td>50</td>
<td>0.02</td>
<td>0.02</td>
<td>1.29</td>
<td>1.32</td>
</tr>
<tr>
<td>500</td>
<td>0.76</td>
<td>0.93</td>
<td>1.45</td>
<td>1.64</td>
</tr>
<tr>
<td>1000</td>
<td>3.02</td>
<td>3.77</td>
<td>1.84</td>
<td>2.07</td>
</tr>
<tr>
<td>2000</td>
<td>12.05</td>
<td>15.02</td>
<td>1.71</td>
<td>2.88</td>
</tr>
<tr>
<td>4000</td>
<td>47.97</td>
<td>60.66</td>
<td>2.32</td>
<td>6.09</td>
</tr>
<tr>
<td>8000</td>
<td>189.74</td>
<td>239.86</td>
<td>4.17</td>
<td>16.78</td>
</tr>
</tbody>
</table>

4.2. N-Body Simulation

The N-Body simulation we are using is the all-pairs method outlined in [4], the initial inputs to the problem are a set of $n$ bodies $b_1...b_n$, each body $i$ has mass $m_i$, velocity $v_i$ and position $p_i$. The distance between any two bodies is written $d_{ij}$ and the force on body $i$ due to body $j$ is written $f_{ij}$.

The algorithm then carries out the following steps

- Compute $f_{ij}$ for all pairs of bodies. $f_{ij} = \frac{Gm_im_jr_{ij}}{[r_{ij}]}$ where $i \neq j$
- Compute total force on each body $f_i = \sum_{i,j \neq i} f_{ij}$
- Update the position $p_i$ of each body $p_i = p_i + v_i \Delta t + \frac{\Delta v_i}{2} \Delta t^2$
- Update the velocity $v_i$ of each body $v_i = v_i + \frac{\Delta v_i}{\Delta t}$
- In our experiments this algorithm will be carried out for 100 time steps with a varying number of bodies in the system.

Initial results from these tests are presented in Table 2, showing performance figures from NVIDIA CUDA and ClearSpeed C\textsuperscript{n}. Note that “SP” represents Single Precision and “DP” represents Double Precision variations of the algorithm. Timings of a manual port only were available for ClearSpeed, as the automatic porting is incomplete at present.
4.3. Analysis of Results

The same trends are seen in the results of both examples considered. With the smallest dataset the CPU implementation outperforms the accelerated implementations, this is because the dataset is too small for the speedup achieved to overcome the overhead of moving the dataset into the accelerator’s memory.

As the size of the datasets increase the accelerated ports of the applications both begin to outperform the CPU version. The performance for the automatic port compared to the manual port for the GEMM example is very similar, showing the efficiency of the approach. The ClearSpeed accelerator initially ran faster than the GPGPU, then rapidly tailed off at a data size of 800, performed roughly 30% slower than the GPGPU in single precision. This appears to be reasonable given that ClearSpeed device performs double precision at the same speed as single precision (it is designed primarily for double precision).

However, ClearSpeed performed poorly in double precision mode when compared to the GPGPU; this was initially surprising, as a ClearSpeed device should show a slight performance edge given its higher GFLOP rating (96 double-precision GFLOPS compared to 78 GFLOPS on the C1060). It would appear to be caused by on/off device memory bandwidth, as the automatic port and the manual port do not make use of the on-chip swazzle network to reduce off-chip memory accesses (which supports 160Gbyte/sec on-chip, versus 6.4Gb/sec to the accelerator’s 2Gb DRAM). For comparison, the NVIDIA C1060 has 102 Gbyte/sec memory bandwidth.

The N-Body problem shows a similar story, where with small datasets the ClearSpeed device performed faster than the GPGPU, but rapidly fell behind. Memory bandwidth would appear to be the issue, given the significant slowdown when moving from single to double precision, yet the raw GFLOP execution rate should be the same for both formats.

Overall, these results are very promising as they show that our porting system is producing code that outperforms the original CPU implementation and furthermore executes at a performance level only slightly depressed from that of manually ported code.

5. Future Work

The above results show the prototype system has performed well and is showing very promising progress towards its goals of increasing the programming abstraction level while maintaining acceptable performance. Future work will focus initially on completing the automatic porting to ClearSpeed devices.

The performance of automatic porting of additional example applications will be investigated and these examples will be selected from each category of the seven dwarfs of applications [1], allowing us to determine for each dwarf category if its applications are generally suitable or unsuitable for acceleration on a particular application accelerator device.

6. Conclusion

We have discussed the background to application accelerators in HPC and the obstacles to their wider adoption in the community. The main obstacle appears to be the lack
of a device-agnostic abstraction approach, for which we have presented our proposed solution: a semi-automatic porting system.

Our prototype solution has demonstrated the automatic porting of two C code examples (DGEMM and N-Body) that do not require the user to intervene or annotate their original source code. The results from these tests are promising with the automatically ported code outperforming standard, serial CPU implementations for moderate sized dataset and delivering performance within 15% of manually ported versions of the examples. Our results show that host-device memory bandwidth is a large factor with our two examples; further work aims to investigate other categories of the seven dwarfs to reveal which dwarfs are best suited to which application accelerators.

In summary, our system is a novel tool which has demonstrated promising initial results and as such will be of widespread interest to the HPC community.

References